Micro-Bumps

# Micro-Bump Technology in Advanced Packaging and 3D Integration

Micro-bump technology (often designated $\mu$-bumps) represents the foundational high-density metallurgical interconnect architecture linking stacked silicon dies, interposers, and substrates across advanced 2.5D and 3D semiconductor packaging. As transistor scaling outpaced traditional package-level interconnects, conventional Controlled Collapse Chip Connection (C4) solder balls—typically pitched at $100\text{ to }150\,\mu\text{m}$—became a critical physical barrier to bandwidth density, vertical form-factor scaling, and power efficiency. Micro-bumps compress interconnect pitch down to $20\text{ to }50\,\mu\text{m}$ (and below $15\,\mu\text{m}$ in leading-edge packaging), achieving an area interconnect density increase exceeding $10\times$ to $50\times$ over traditional flip-chip designs.

Micro-bumps serve as the primary vertical electrical and mechanical conduit in modern High-Bandwidth Memory (HBM2e, HBM3, and HBM3e 8-Hi and 12-Hi stacks), TSMC CoWoS-S/CoWoS-R silicon interposer integrations, and Intel EMIB / Foveros packaging architectures. However, scaling bump pitch below $40\,\mu\text{m}$ fundamentally alters metallurgical and mechanical behavior: solder volume drops by more than $95\%$, intermetallic compound (IMC) formation rapidly consumes the entire solder cap, molten solder bridging tolerances contract to sub-micron dimensions, and current densities skyrocket above $10^5\,\text{A/cm}^2$, driving severe electromigration. Consequently, micro-bump design requires meticulous co-optimization of under-bump metallization (UBM), electroplated copper pillars, diffusion barriers, lead-free solder alloys, and thermal compression bonding (TCB) assembly processes.

MICRO-BUMP ANATOMY & INTERCONNECT PITCH SCALING From Conventional C4 Solder Bumps to Sub-25 µm Copper Pillar Micro-Bumps and Hybrid Bonding COPPER PILLAR MICRO-BUMP METALLURGY Top Die Active Silicon / Passivation Al/Cu Pad UBM (Ti/Cu ~200 nm) Cu PILLAR (~15–25 µm) Low R, Standoff Control Ni Barrier (1–2 µm) IMC Layer (Cu₆Sn₅) Reaction Boundary Sn-Ag Solder (~5–10 µm) Bottom Die / Silicon Interposer Key Metallurgical Functions: • Cu Pillar: Maintains constant standoff height; avoids solder collapse • Ni Barrier: Prevents rapid Cu consumption into molten tin • Sn-Ag Solder: Melts at 217–225°C to form compliant metallurgical bond • IMC (Cu₆Sn₅/Cu₃Sn): High hardness, lower fracture toughness Scaling Hazard (Full IMC Conversion): • When solder cap < 5 µm, entire volume converts to brittle IMC • Void formation (Kirkendall voids) under high thermal budgets Demands precise reflow profile & rapid quench rate INTERCONNECT PITCH SCALING EVOLUTION C4 Solder Bumps (Pitch: 100–150 µm) Standard flip-chip; ball diameter ~60–80 µm; mass reflow Micro-Bumps (Pitch: 25–45 µm) HBM3e / CoWoS standard; TCB-NCF & MR-MUF assembly Interconnect density: ~500–1600 bumps/mm² Cu-Cu Hybrid Bonding (Pitch: <10 µm) Bumpless direct bonding; dielectric fusion + Cu interdiffusion HBM4 & 3D SoC target; >10,000 interconnects/mm² Why Micro-Bumps Scale Bandwidth Density: • Area Density scales as (1/Pitch²): 150 µm C4 → 35 µm µ-bump = 18× density jump! • Parasitic Capacitance drops from ~100 fF down to <15 fF • Parasitic Inductance drops from ~0.2 nH down to <0.03 nH The 10 µm Physical Scaling Wall: • Solder surface tension causes lateral bridging below 15 µm pitch • Underfill flow halts in sub-5 µm standoff gaps • Mandates industry leap to Bumpless Cu-Cu Hybrid Bonding

---

## 1. Metallurgical Design and Fabrication Flow

Fabricating high-uniformity copper pillar micro-bumps on $300\text{ mm}$ wafers requires a precision sub-micron lithography and electrochemical deposition sequence:

### 1. Under-Bump Metallization (UBM) Deposition
Active wafer bond pads (aluminum or copper dual-damascene) are covered by passivation dielectrics ($\text{SiN}_x$, $\text{SiO}_2$, or polyimide) with open via apertures.
- Sputtered Seed Layer: Physical vapor deposition (PVD) deposits a continuous dual-layer film across the wafer:
1. *Adhesion/Barrier Layer*: Sputtered titanium ($\text{Ti}$, $100\text{--}150\text{ nm}$) or titanium-tungsten ($\text{TiW}$, $150\text{--}200\text{ nm}$). This layer adheres tenaciously to dielectric and pad metallization while blocking copper diffusion.
2. *Electroplating Seed Layer*: Sputtered copper ($\text{Cu}$, $200\text{--}300\text{ nm}$), providing electrical conductivity for subsequent electroplating.

### 2. Thick Photoresist Lithography
- A thick positive or negative tone chemically amplified photoresist ($20\text{ to }40\,\mu\text{m}$ thickness) is spin-coated and patterned using high-numerical-aperture i-line ($365\text{ nm}$) steppers.
- The photolithographic mold requires vertical sidewall profiles ($>88^\circ$) and critical dimension (CD) uniformity within $\pm 0.5\,\mu\text{m}$ across the $300\text{ mm}$ wafer disk to ensure uniform electroplating current density.

### 3. Electrochemical Plating (ECP) Sequence
Electroplating takes place in fountain-type plating cells with automated chemical replenishment:
1. Copper Pillar Core: High-purity copper is electroplated at current densities of $2\text{ to }6\,\text{A/dm}^2$ to a height of $15\text{ to }25\,\mu\text{m}$. Organic additives (suppressors, accelerators, levelers) ensure a flat, convex-free pillar crown with co-planarity within $\pm 1.0\,\mu\text{m}$ across the entire wafer.
2. Nickel Barrier Layer: Immediately following copper plating, a thin nickel barrier layer ($1.0\text{ to }2.0\,\mu\text{m}$) is plated from a sulfamate nickel bath. Nickel suppresses the formation of rapid copper-tin intermetallics during subsequent solder reflow.
3. Lead-Free Solder Cap: A lead-free solder alloy—typically binary tin-silver ($\text{Sn-Ag}$ with $1.5\text{ to }2.5\text{ wt}\%\text{ Ag}$) or ternary tin-silver-copper (SAC305)—is plated to a thickness of $5\text{ to }15\,\mu\text{m}$.

### 4. Resist Strip, UBM Etch, and Solder Reflow
- Strip & Wet Chemical Etch: Photoresist is stripped in solvent baths. The exposed thin UBM seed layer between micro-bumps is etched using selective chemical solutions: alkaline/acidic peroxide etches copper, while hydrogen peroxide/fluoride blends etch titanium without undercutting the electroplated copper pillars.
- Micro-Reflow: The wafer passes through a fluxless vacuum or formic acid ($\text{HCOOH}$) reflow oven at peak temperatures of $240\text{--}250^\circ\text{C}$. Surface tension draws the plated solder cylinder into a smooth, hemispherical dome cap atop the nickel barrier.

ASSEMBLY PHYSICS: TCB-NCF BONDING & ELECTROMIGRATION Thermal compression bonding cycle, solder bridging limits, and current-density failure modes TCB-NCF TEMPERATURE & FORCE PROFILE Process Time t (seconds) Bond Head Temperature (°C) Peak Reflow (260–280°C) Force Profile (10–30 N) NCF Flow Rapid thermal ramp (>100°C/s) melts solder while NCF squeezes out cleanly ELECTROMIGRATION VOID AT CATHODE Top Metallization Trace (Current Density j > 10⁵ A/cm²) e⁻ flow (Up) Sn-Ag Solder Bulk Current Crowding Void Substrate / Interposer Pad (Anode) Electromigration Flux Divergence: J = (C·D/kT) · Z*·e·E Current crowding at the pillar entry corner accelerates void nucleation Cu pillar geometry buffers current crowding compared to spherical C4 balls HBM DIE STACKING: TCB-NCF vs ADVANCED MR-MUF 1. Thermal Compression Bonding (TCB-NCF): • Pre-applies Non-Conductive Film (NCF) on dicing tape • Individual die pick-and-place with heated bond head • Thermal cycle applied to every layer (high thermal accumulation) • High alignment accuracy (<1.5 µm); standard in Samsung/Micron Throughput limitation: ~12–15 units/hour for 16-Hi stacks 2. Mass Reflow Molded Underfill (MR-MUF): • Dies stacked with high-tack flux at room temperature • Single collective mass reflow cycle in convection oven • Liquid epoxy mold underfill (MUF) injected under pressure • 2.5× higher thermal conductivity than NCF; SK Hynix moat Dominates 12-Hi/16-Hi HBM3e high-yield volume production

---

## 2. Intermetallic Compound (IMC) Kinetics and Reliability

When molten solder wets the nickel-capped copper pillar during reflow ($240\text{--}260^\circ\text{C}$), a rapid metallurgical reaction forms intermetallic compounds at the solid-liquid interface:

### 1. The Interfacial Reaction Phases
1. $\text{Cu}_6\text{Sn}_5$ ($\eta$-Phase): Formed instantaneously upon wetting. In copper pillar bumps with a nickel barrier, nickel dissolves into the compound to form ternary $(\text{Cu},\text{Ni})_6\text{Sn}_5$, which slows down further copper consumption by an order of magnitude.
2. $\text{Cu}_3\text{Sn}$ ($\epsilon$-Phase): Develops during extended thermal aging or high-temperature operation between the copper pillar and the $\text{Cu}_6\text{Sn}_5$ layer.

### 2. Full Consumption and Kirkendall Voiding
In standard C4 solder balls ($80\,\mu\text{m}$ diameter), IMC thickness ($1\text{--}3\,\mu\text{m}$) occupies $<3\%$ of the solder volume, leaving compliant bulk tin to absorb thermomechanical strain. In micro-bumps with a solder cap height of only $5\text{--}8\,\mu\text{m}$:
- Multiple thermal passes (e.g., stacking 16 DRAM dies sequentially) convert the entire solder volume into pure IMC.
- Because copper and tin diffuse at vastly unequal rates ($D_{\text{Cu}} \gg D_{\text{Sn}}$), vacancies condense at the interface into Kirkendall voids. Under thermal cycling stress ($-40^\circ\text{C}$ to $+125^\circ\text{C}$ per JEDEC standards), micro-cracks propagate along the brittle Kirkendall void plane, leading to catastrophic open-circuit failures.
- Mitigating IMC embrittlement requires capping the nickel thickness at $1.5\text{--}2.0\,\mu\text{m}$ and optimizing reflow dwell times to $<30\text{ seconds}$ above liquidus ($T_{\text{peak}} \le 250^\circ\text{C}$).

---

## 3. High-Volume Assembly: TCB-NCF vs. Advanced MR-MUF

Integrating thousands of micro-bumps across multi-die stacks demands specialized bonding platforms:

### 1. Thermal Compression Bonding with Non-Conductive Film (TCB-NCF)
- Mechanism: A b-stage non-conductive film (NCF, $20\text{--}30\,\mu\text{m}$ thick silica-filled epoxy) is pre-laminated onto the thinned wafer backside before dicing. A heated bond head picks the individual die, aligns it with sub-$1.5\,\mu\text{m}$ accuracy, and presses it onto the substrate with $10\text{ to }30\,\text{N}$ force while ramping temperature to $280^\circ\text{C}$.
- Advantage: The solid NCF prevents molten solder from bridging adjacent pillars at tight pitches ($<25\,\mu\text{m}$).
- Drawback: Sequential bonding of each layer accumulates severe thermal stress in the lower dies of 12-Hi/16-Hi stacks, and tool throughput is limited to $12\text{--}18\text{ units/hour}$.

### 2. Mass Reflow with Molded Underfill (Advanced MR-MUF)
- Mechanism: Championed by SK Hynix for HBM3 and HBM3e, dies with micro-bumps are temporarily placed on the substrate using a volatile sticky flux. The entire 8-Hi or 12-Hi stack passes through a single collective convection reflow furnace, soldering all layers simultaneously. Liquid epoxy molding compound containing spherical silica nanoparticles is then injected under vacuum to fill the narrow inter-die gaps.
- Advantage: Superior thermal dissipation (thermal conductivity $k_{\text{th}} \approx 2.0\text{--}2.5\,\text{W/m}\cdot\text{K}$ compared to $0.8\,\text{W/m}\cdot\text{K}$ for NCF), lower accumulated thermal budget, and significantly higher assembly throughput.

---

## 4. Comparison of High-Density Interconnect Architectures

Interconnect ParameterStandard C4 Flip-ChipAdvanced Cu Pillar Micro-BumpUltra-Fine Pitch Micro-BumpBumpless Direct Hybrid Bonding
Typical Bump Pitch$100\text{--}150\,\mu\text{m}$$35\text{--}55\,\mu\text{m}$$15\text{--}25\,\mu\text{m}$$<10\,\mu\text{m}$ ($0.5\text{--}4.0\,\mu\text{m}$)
Interconnect Density$40\text{--}100\,\text{bumps/mm}^2$$300\text{--}800\,\text{bumps/mm}^2$$1,600\text{--}4,500\,\text{bumps/mm}^2$$>10,000\text{--}1,000,000\,\text{pads/mm}^2$
Pillar / Pad Diameter$60\text{--}80\,\mu\text{m}$$20\text{--}30\,\mu\text{m}$$8\text{--}15\,\mu\text{m}$$0.5\text{--}3.0\,\mu\text{m}$
Standoff Gap Height$50\text{--}70\,\mu\text{m}$$15\text{--}25\,\mu\text{m}$$5\text{--}10\,\mu\text{m}$Zero (direct planar contact)
Parasitic Capacitance$80\text{--}150\,\text{fF}$$20\text{--}35\,\text{fF}$$8\text{--}15\,\text{fF}$$<1.0\,\text{fF}$
Parasitic Inductance$0.15\text{--}0.25\,\text{nH}$$0.04\text{--}0.08\,\text{nH}$$0.02\text{--}0.04\,\text{nH}$$<0.005\,\text{nH}$
Assembly TechnologyMass Reflow + Capillary UnderfillTCB-NCF / MR-MUFTCB-NCF (High precision)Molecular Dielectric Fusion + Cu CMP
Primary Fab ProductsStandard CPUs, GPUs, FPGAsHBM2e, CoWoS-S InterposersHBM3, HBM3e 12-Hi/16-HiHBM4, TSMC SoIC, AMD 3D V-Cache

---

## 5. Electromigration and Electrical Reliability

Because micro-bump cross-sectional area contracts quadratically with diameter ($A = \pi d^2 / 4$), passing standard operating currents ($0.2\text{--}0.5\,\text{A}$) drives current densities to extreme levels ($j > 10^5\,\text{A/cm}^2$). Under these conditions, atomic electromigration (EM) governed by Black's equation becomes a primary failure mode:

$$\text{MTTF} = \frac{A}{j^n} \cdot \exp\left( \frac{E_a}{k_B T} \right)$$

where $j$ is current density, $n$ is current exponent ($\approx 1.8\text{--}2.0$), $E_a$ is activation energy for vacancy diffusion ($0.8\text{--}1.0\,\text{eV}$ in lead-free solder), $k_B$ is Boltzmann's constant, and $T$ is absolute junction temperature.

### 1. Current Crowding at Re-Entrant Corners
Current entering from a narrow on-chip metal trace ($0.5\,\mu\text{m}$ wide) into a $20\,\mu\text{m}$ micro-bump is forced to turn $90^\circ$ through the thin UBM opening. Current crowding elevates local current density at the cathode corner by $10\times$ to $20\times$ over the average bump current density.

### 2. Cathode Voiding and Anode Tin Whisker Extrusion
Electrons flowing from cathode to anode transfer momentum to tin atoms (the "electron wind" force):
- Cathode: Metal atoms migrate downstream toward the anode, leaving behind vacancy condensations that nucleate into macroscopic voids. As voids spread across the UBM interface, effective resistance surges, accelerating Joule heating ($I^2 R$) in a catastrophic thermal runaway loop.
- Anode: Accumulating atoms generate immense compressive stress ($>100\,\text{MPa}$), forcing tin extrusions (whiskers or hillocks) that breach through surrounding underfill, causing short circuits to adjacent micro-bumps.

Copper pillar structures provide a significant electromigration advantage over spherical C4 balls: the tall, conductive copper cylinder ($k_{\text{th}} \approx 400\,\text{W/m}\cdot\text{K}$) acts as a thermal and electrical buffer, distributing current evenly across the nickel/solder interface and extending EM lifetime by more than $5\times$.

Micro-bump technology bridges the micro-scale packaging world and the nano-scale silicon world. By mastering copper pillar metallurgy, sub-micron co-planarity, intermetallic kinetics, and advanced TCB/MR-MUF assembly, semiconductor manufacturers have scaled interconnect density to the multi-terabyte-per-second thresholds demanded by generative AI, high-performance computing, and heterogeneous 3D integration.

Take micro-bumps further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app