Rdl Redistribution Layer

RDL: copper-on-polymer routing that re-pitches die I/O to the boardThin-film copper in spin-coated polymer re-routes fine die pads to coarse ball pitch — fanning I/O past the die edge1 · Pitch translationdie — fine padsRDLcoarse ball pitchRDL turns tight die-pad pitch intoboard-friendly ball pitch —and fans I/O past the die edge.~10–40 µm pads in →~100–500 µm balls out.The enabling interconnect forWLCSP, fan-out and chiplets.2 · The copper/polymer stackdie padM1M2M3viaUBM + ball3–4 copper layers in polymer;vias step signals between them.PI: Dk ~3.5 · PBO: Dk ~2.6Line/space scales from10/10 µm down to 2/2 µm.Finer L/S → more routing perlayer, but harder to yield.3 · Building it & the knobs12345Spin-coat polymer, bake, cureOpen vias — laser or lithoSputter a copper seed layerElectroplate Cu, pattern, etchRepeat per layer (2–8 layers)The hard partslayer-to-layer overlay/alignmentfine L/S yield (down to 2/2 µm)copper plating uniformitypolymer-cure stress → warpageOverlay and plating set how tightthe RDL can be pushed.Pitch translatorConverts µm-pitch die bumps intoboard-friendly ball pitch and fansI/O past the die edge.Copper on polymerPlated copper traces sit in spin-coated PI/PBO; stack 2–8 layerswith vias between them.Alignment & plating gate yieldLayer overlay, fine line/space andcopper plating uniformity set howtight RDL can go.

Redistribution Layer RDL Process is a interconnect metallization technology creating flexible routing patterns converting high-density die-level bump pitches to larger substrate-level spacing, enabling heterogeneous die integration and fan-out packaging — essential for advanced chiplet and heterogeneous integration.

RDL Function and Architecture

Redistribution layers provide electrical routing adapting die-level bump pitch (micro-bumps 10-40 μm spacing) to substrate-level ball pitch (solder balls 100-500 μm spacing). Direct routing impossible — would require impractical copper-line density at 10 μm pitch with 1 μm thickness. RDL solution: deposit multiple metal layers on planar substrate surface; each layer enables local routing and vias transition signals between layers. Typical RDL: 3-4 metal layers (copper), 3-5 μm pitch, separated by 2-5 μm dielectric. This enables arbitrary routing complexity — signals transition from dense 20 μm pitch bumps, redistribute through RDL, and route to substrate-level 100-200 μm pitch pads.

Metal Layers and Routing

  • Copper Deposition: Electrochemical plating deposits ultra-pure copper from copper sulfate solutions; thickness 1-3 μm per layer typical
  • Trace Geometry: Minimum trace width and spacing 1-5 μm; 3 μm typical for cost-effective production, 1 μm for advanced designs requiring maximum density
  • High-Density Integration: Multiple signal layers enable complex routing; signal routing density approaches 500 mil/layer achievable through precise lithography
  • Power Delivery: Dedicated power/ground layers carry supply current; wide traces (10-50 μm) reduce voltage drop across large chiplet arrays

Dielectric Materials and Layer Stack

  • Polymer Dielectrics: Polyimide (PI) most common — 2-5 μm thickness, low cost, well-established processes; dielectric constant κ ~3.5
  • Low-κ Alternatives: Benzocyclobutene (BCB, κ ~2.6), parylene (κ ~3), and porous polymers (κ ~2.2) reduce parasitic capacitance improving signal integrity for high-frequency applications
  • Via Formation: Vias created through photolithography and etch (chemical or plasma) opening small holes; vias filled with copper plating
  • Planarization: Chemical-mechanical polish (CMP) removes excess copper after plating, creating flat surface for subsequent dielectric/metal deposition

Fan-Out Wafer-Level Packaging (FOWLP) RDL

  • Die Placement: Chiplets bonded directly to RDL surface (no interposer) through micro-bump bonding; dies positioned with gaps between enabling RDL routing underneath
  • Reconstituted Wafer: After die bonding, underfill material creates mechanical stability; subsequent RDL processing treated as standard wafer enabling batch processing economics
  • Chip-First vs Chip-Last: Chip-first (dies bonded before RDL) enables rework capability but complicates RDL lithography (features must align around existing dies); chip-last (RDL complete, then dies bonded) enables finer RDL pitch but limits rework flexibility

Signal Integrity and High-Speed RDL

  • Impedance Control: Trace width, spacing, and dielectric thickness tuned for target impedance (typically 50-75 Ω differential); variations in these parameters cause impedance discontinuities generating reflections
  • Loss Management: Copper surface roughness (1-2 μm) contributes to signal loss through increased scattering; smooth plating processes reduce roughness improving transmission
  • Crosstalk Mitigation: Spacing between signal traces (3-5x trace width typical) limits capacitive coupling; guard traces grounded at regular intervals shield sensitive signals
  • Via Stitching: Multiple small vias in parallel reduce via inductance critical for power-ground connections

Advanced RDL Concepts

  • Buried Traces: Metal lines embedded within dielectric (not on surface) enable higher density through layering; manufacturing complexity increases significantly
  • Sequential Build-Up: Temporary carrier substrates enable high-layer-count RDL stacks (10+ layers) through sequential deposition and bonding cycles
  • Embedded Components: Capacitors, resistors, and inductors embedded in RDL layers reduce printed-circuit-board (PCB) BOM and improve power delivery

Integration with Advanced Packaging

  • Chiplet Rooting: RDL routes signals between multiple chiplets enabling heterogeneous integration (high-performance CPU core, GPU core, memory, I/O on separate chiplets with independent optimization)
  • Dies Assembly: Multiple dies stacked vertically through through-silicon-vias (TSVs) and RDL bridging multiple stack levels
  • Substrate Transition: RDL connects to substrate pads enabling subsequent PCB assembly through solder-ball reflow

Manufacturing Challenges

  • Defect Control: High layer count and minimum-pitch features increase defect probability; particle contamination, lithography misalignment, and etch anomalies common yield-limiting factors
  • Planarity: CMP process uniformity critical — non-uniform polish creates height variation (±10 nm tolerance) complicating subsequent lithography
  • Thermal Management: Thin dielectric layers (<2 μm) provide limited thermal isolation; copper traces conduct heat away from dies enabling cooling

Closing Summary

Redistribution layer technology represents the essential signal routing infrastructure enabling advanced heterogeneous packaging through flexible multilayer interconnection — transforming chiplet integration economics by providing dense routing bridges between high-density die bumps and substrate-level connections.

Take rdl redistribution layer further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app