Wafer on Wafer Bonding

# Wafer-on-Wafer (WoW) Bonding Technology in 3D Semiconductor Integration

Wafer-on-Wafer (WoW) bonding—also designated Wafer-to-Wafer (W2W) integration—is the monolithic 3D semiconductor manufacturing process in which two or more fully processed, un-diced 300 mm silicon device wafers are aligned at sub-micron to sub-100 nanometer tolerances and permanently bonded across their entire wafer surfaces. By joining wafers at full substrate scale prior to die singulation, WoW integration achieves the highest theoretical vertical interconnect density ( $>10^6\text{ to }10^8\,\text{interconnects/cm}^2$ ), the lowest interconnect parasitic capacitance ( $<1\,\text{fF}$ per node), and the highest manufacturing throughput (simultaneously interconnecting hundreds of millions of vertical conduits in a single bonding operation).

WoW bonding serves as the foundational architectural pillar for mass-production advanced devices: Back-Illuminated CMOS Image Sensors (Sony Bi-CIS, where pixel arrays are bonded directly above signal processor logic), high-performance computing 3D cache stacking (TSMC SoIC-WoW in AMD 3D V-Cache architectures), and high-density 3D NAND flash memory (YMTC Xtacking, wherein 3D NAND cell memory arrays are fabricated on one wafer and peripheral CMOS sense amplifiers and logic decoders are fabricated on a separate wafer before hybrid bonding face-to-face).

However, because WoW bonding permanently couples entire wafer areas, it imposes stringent physical boundary conditions: both bonded wafers must possess identical die footprints and matched reticle stepping fields, cumulative run-out and wafer distortion must be controlled below $100\,\text{nm}$ across the full 300 mm diameter, and surface conditioning requires atomic-scale flatness ( $R_q < 0.5\,\text{nm}$ ) with zero particulate contamination, as a single $1\,\mu\text{m}$ particle precipitates a centimeter-scale unbonded void defect.

---

## 1. Physical Foundations: Direct Oxide Fusion & Hybrid Bonding

Wafer-on-Wafer bonding encompasses two primary metallurgical regimes: Direct Oxide-to-Oxide Fusion Bonding (dielectric-only molecular bonding) and Direct Cu-Cu / Dielectric Hybrid Bonding (simultaneous covalent dielectric sealing and metallic intermetallic-free electrical conduit formation).

### 1.1 Direct Hydrophilic Oxide Fusion Bonding
In hydrophilic oxide fusion bonding, two silicon dioxide surfaces ( $\text{SiO}_2$ ) prepared with sub-nanometer surface roughness ( $R_q < 0.5\,\text{nm}$ ) are activated via atmospheric or vacuum plasma ( $\text{N}_2$ , $\text{O}_2$ , or $\text{Ar}$ ). Plasma bombardment cleaves surface bonds, creating dangling silicon bonds that hydrate upon exposure to deionized water:

\equiv\text{Si}-\text{O}-\text{Si}\equiv \;+\; \text{H}_2\text{O} \;\longrightarrow\; 2\,\equiv\text{Si}-\text{OH}

When the two wafers are brought into intimate physical contact at room temperature, spontaneous hydrogen bonds form across the interface:

\equiv\text{Si}-\text{OH} \;\cdots\; \text{HO}-\text{Si}\equiv

While this room-temperature hydrogen network provides an initial surface adhesion energy of $w \approx 0.1\text{ to }0.3\,\text{J/m}^2$ , subsequent batch thermal annealing at temperatures ranging between $200^\circ\text{C}\text{ and }400^\circ\text{C}$ initiates a polycondensation dehydration reaction:

\equiv\text{Si}-\text{OH} \;+\; \text{HO}-\text{Si}\equiv \;\xrightarrow{\Delta}\; \equiv\text{Si}-\text{O}-\text{Si}\equiv \;+\; \text{H}_2\text{O} \uparrow

The released water molecules diffuse along the interface and oxidize adjacent silicon or are absorbed into porous dielectric layers, leaving high-strength covalent siloxane ( $\text{Si-O-Si}$ ) bonds with fracture surface energies exceeding $w \ge 2.0\,\text{J/m}^2$ , matching the bulk fracture toughness of single-crystal silicon.

### 1.2 Direct Cu-to-Cu / Dielectric Hybrid Bonding (DBI)
While fusion bonding creates hermetic structural and optical joints, high-density 3D electronic computation requires direct vertical electrical connectivity. Conventional solder micro-bumps cannot be scaled to sub-micrometer dimensions because molten solder surface tension causes bridging shorts and brittle intermetallic compounds consume the joint.

Hybrid bonding solves this by embedding planarized copper interconnect pads within the dielectric field (typically $\text{SiO}_2$ , $\text{SiCN}$ , or $\text{SiN}$ ). Chemical Mechanical Planarization (CMP) is tuned to create a shallow, controlled dishing of the copper pads ( $1\text{ to }3\,\text{nm}$ recessed relative to the dielectric field).

Pre-Anneal (Room Temperature Contact):
Dielectric Contact: [ SiO2-OH ] ···· [ HO-SiO2 ]  (Hydrogen bonded)
Cu Pad Interface:   [ Cu Pad ]   <- 2-4 nm Gap ->   [ Cu Pad ]

Post-Anneal (250°C - 350°C):
Dielectric Contact: [ SiO2 - O - SiO2 ]           (Covalent Siloxane)
Cu Pad Interface:   [ Cu ===== Cu ]               (Metallic Grain Interdiffusion)

During subsequent thermal annealing ( $250\text{ to }350^\circ\text{C}$ ), the coefficient of thermal expansion (CTE) mismatch between the metallic copper ( $\alpha_{Cu} \approx 16.5 \times 10^{-6}\,\text{K}^{-1}$ ) and the enclosing dielectric matrix ( $\alpha_{SiO_2} \approx 0.5 \times 10^{-6}\,\text{K}^{-1}$ ) causes the copper pads to expand vertically outward far more rapidly than the dielectric:

\Delta h_{net} = h_{Cu} \cdot (\alpha_{Cu} - \alpha_{dielectric}) \cdot (T_{anneal} - T_{room})

For a copper pad thickness $h_{Cu} = 1.0\,\mu\text{m}$ undergoing a temperature excursion $\Delta T = 275\,\text{K}$ :

\Delta h_{net} \approx (1.0\,\mu\text{m}) \cdot (16.0 \times 10^{-6}\,\text{K}^{-1}) \cdot (275\,\text{K}) \approx 4.4\,\text{nm}

Because this thermal expansion height ( $\Delta h_{net} \approx 4.4\,\text{nm}$ ) exceeds the combined initial dishing recess ( $2d \approx 2\text{ to }4\,\text{nm}$ ), the opposing copper surfaces are forced into intimate compressive contact under local stresses exceeding $50\text{ to }100\,\text{MPa}$ . This compressive stress drives atomic surface interdiffusion and recrystallization across the joint, causing copper grains to grow across the interface boundary and forming a seamless metallic connection with zero voiding and near-zero contact resistance ( $R_c < 10^{-9}\,\Omega\cdot\text{cm}^2$ ).

---

## 2. Mathematical Formulations & Physical Mechanics

### 2.1 Bonding Wave Dynamics & Propagation Velocity
When two ultra-flat wafers are brought into contact at a localized center point under light mechanical pin force ( $F_{pin} \approx 0.1\text{ to }0.5\,\text{N}$ ), surface adhesion energy overcomes the elastic bending stiffness of the substrate, causing an annular contact wave to propagate radially outward until the entire wafer surface is joined.

The radial propagation velocity of the bonding wave front $v_{wave}$ is derived from the balance between the surface adhesion energy release rate $$w$$ and the kinetic plus elastic bending strain energy in the thin plates:

v_{wave} = \sqrt{ \frac{2 \cdot w \cdot E \cdot t^3}{3 \cdot \rho \cdot (1 - \nu^2) \cdot R_c^4} }

Where:
- $$w$$ is the surface adhesion energy of the activated interface ( $w \approx 0.15\text{ to }0.25\,\text{J/m}^2$ for hydrophilic silica at room temperature).
- $$E$$ is Young's modulus of silicon in the (100) plane ( $E \approx 130\text{ to }169\,\text{GPa}$ ).
- $\nu$ is Poisson's ratio for silicon ( $\nu \approx 0.28$ ).
- $$t$$ is the thickness of the flexing top wafer ( $t \approx 775\,\mu\text{m}$ for standard wafers, or $30\text{ to }100\,\mu\text{m}$ for pre-thinned carrier-mounted wafers).
- $\rho$ is the mass density of silicon ( $\rho \approx 2330\,\text{kg/m}^3$ ).
- $$R_c$$ is the local radius of curvature of the advancing wave front.

Under typical industrial cleanroom conditions on standard $775\,\mu\text{m}$ thick 300 mm silicon substrates, the wave front propagates at velocities between:

v_{wave} \approx 1.5\text{ to }4.0\,\text{cm/s}

Completing the full 300 mm wafer bonding cycle in $3\text{ to }7\,\text{seconds}$ . The center-initiated radial propagation profile is essential: as the contact boundary sweeps outward toward the perimeter, it continuously pushes trapped ambient gas ahead of the wave front, preventing the formation of entrapped atmospheric micro-voids.

### 2.2 Particle Entrapment & Critical Void Radius (Stix Model)
Particulate contamination represents the single most catastrophic defect mechanism in Wafer-on-Wafer processing. Unlike die-level packaging where a particle impacts only a single chip, an airborne particulate trapped between two bonding wafers prevents surface contact over a radial zone thousands of times larger than the particle itself.

According to the classical Stix-Gui elastic deformation model, a rigid spherical particle of radius $$R_p$$ trapped between two wafers of thickness $$t$$ creates an unbonded circular void of radius $R_{void}$ :

R_{void} = \left( \frac{2 \cdot E' \cdot t^3}{3 \cdot w} \right)^{1/4} \cdot \sqrt{R_p}

Where $E' = E / (1 - \nu^2)$ is the biaxial elastic modulus of silicon ( $E' \approx 180\,\text{GPa}$ ).

Consider a microscopic silica or silicon dust particle of diameter $D_p = 1.0\,\mu\text{m}$ ( $R_p = 0.5\,\mu\text{m}$ ) trapped between two full-thickness 300 mm wafers ( $t = 775\,\mu\text{m}$ ) with an initial room-temperature surface energy $w = 0.2\,\text{J/m}^2$ :

R_{void} = \left( \frac{2 \cdot (1.8 \times 10^{11}) \cdot (7.75 \times 10^{-4})^3}{3 \cdot 0.2} \right)^{1/4} \cdot \sqrt{5.0 \times 10^{-7}}

R_{void} \approx (2.79 \times 10^{5})^{1/4} \cdot (7.07 \times 10^{-4}) \approx 23.0 \times (7.07 \times 10^{-4}) \approx 1.63 \times 10^{-2}\,\text{m} \approx 16.3\,\text{mm}

A single $1\,\mu\text{m}$ airborne particle creates an unbonded void diameter exceeding $32\,\text{mm}$ ( $>3.2\,\text{cm}$ ), killing dozens of adjacent multi-million-transistor dies across that wafer sector. Consequently, WoW bonding clusters are universally enclosed inside ultra-high-efficiency ISO Class 1 mini-environments equipped with advanced chemical megasonic wet cleaning.

### 2.3 Compound Wafer-Level Yield Economics
The paramount structural constraint of Wafer-on-Wafer manufacturing is compound area yield. If Wafer 1 has an electrical yield $$Y_1$$ and Wafer 2 has an electrical yield $$Y_2$$ , and die positions are permanently locked in a 1-to-1 geometric grid, the compound yield of the bonded pair $Y_{WoW}$ is:

Y_{WoW} = Y_1 \cdot Y_2 \cdot Y_{bond}

Assuming defect distributions follow the standard Murphy or negative binomial yield model with defect densities $$D_1$$ and $$D_2$$ across die area $$A$$ :

Y_{WoW} = \left( \frac{1}{1 + D_1 A / \alpha} \right)^\alpha \cdot \left( \frac{1}{1 + D_2 A / \alpha} \right)^\alpha \cdot Y_{bond}

For ultra-large HPC monolithic dies ( $A \ge 600\,\text{mm}^2$ ) where $Y_1 \approx 75\%$ and $Y_2 \approx 75\%$ , $Y_{WoW} \approx 56\%$ , representing significant silicon wastage. However, WoW is economically dominant under two distinct architectural paradigms:
1. Ultra-Small Die Footprints: In CMOS Image Sensors, pixel die areas are compact ( $A \le 25\,\text{mm}^2$ ), yielding $Y_1, Y_2 \ge 98\%$ , resulting in $Y_{WoW} > 95\%$ .
2. Modular Memory/Array Layer Separation: In 3D NAND (YMTC Xtacking) and 3D V-Cache (AMD/TSMC), separating CMOS logic periphery from dense memory arrays allows each wafer to be manufactured on its optimized process node with defect densities $D \le 0.04\,\text{defects/cm}^2$ , yielding superior economics compared to monolithic integration.

---

## 3. Industrial Manufacturing Process Flow

The standard production flow for 300 mm Wafer-on-Wafer Direct Cu-SiO2 Hybrid Bonding encompasses eight tightly controlled semiconductor fabrication steps:

[1. CMP Planarization]  --> [2. Megasonic Wet Clean] --> [3. Plasma Activation]
  (Dishing <2 nm,             (Zero Particles >50 nm,       (N2/Ar Surface Cleavage
   Roughness Rq <0.5 nm)       Brush Clean + DI Rinse)       Creates Si-OH Bonds)
         |                                                           |
         v                                                           v
[4. Optical Metrology]  --> [5. SmartView Alignment] --> [6. Center Pin Wave Initiation]
  (300 mm Bow/Warp Map,       (Sub-100 nm Optical Overlay,   (Atmospheric Radial Wave
   Run-Out Modeling)           Piezo Stage Matching)          Purges Trapped Gas)
         |                                                           |
         v                                                           v
[7. Batch Thermal Anneal] -----------------------------> [8. Backside Thinning & TSV]
  (250°C-350°C Furnace,                                   (Grind to <10 µm, Via Reveal,
   Cu Grain Recrystallization)                             C-SAM Void Inspection)

### Step 1: Precision Chemical Mechanical Planarization (CMP)
Both top and bottom device wafers undergo dedicated dielectric and barrier CMP. Slurries and polishing pads are engineered to planarize the dielectric field to an atomic surface roughness:

R_q \le 0.4\,\text{nm}, \quad R_{max} \le 2.0\,\text{nm}

Simultaneously, the copper interconnect pads are polished with controlled shallow dishing ( $d = 1.5\text{ to }2.5\,\text{nm}$ ) relative to the adjacent oxide. If copper dishing is too deep ( $d > 5\,\text{nm}$ ), thermal expansion during annealing cannot span the gap, causing electrical open circuits. If copper protrudes ( $d < 0\,\text{nm}$ , pad erosion defect), the dielectric surfaces cannot touch, preventing fusion bonding.

### Step 2: Megasonic Chemical Wet Decontamination
Wafers enter a continuous megasonic wet cleaning module. Utilizing dilute standard clean (SC-1: $\text{NH}_4\text{OH}/\text{H}_2\text{O}_2/\text{H}_2\text{O}$ ) and deionized water enriched with dissolved ozone ( $\text{DIO}_3$ ), acoustic cavitation removes trace organic residues and sub-micron particulates down to a strict defect threshold:

\text{Defectivity: } < 10\text{ particles} > 50\,\text{nm per } 300\,\text{mm wafer}

### Step 3: Low-Damage Plasma Surface Activation
Wafers are transferred to a vacuum cluster chamber where they are exposed to an inductively coupled radio-frequency (ICP-RF) remote plasma of nitrogen ( $\text{N}_2$ ), oxygen ( $\text{O}_2$ ), or argon ( $\text{Ar}$ ). The plasma treatment removes trace surface oxides on copper pads, breaks surface $\text{Si-O-Si}$ rings on the dielectric, and increases surface free energy ( $\gamma_{surface} > 70\,\text{mJ/m}^2$ ). Subsequent deionized water vapor exposure saturates the surface with high-density silanol ( $\text{Si-OH}$ ) groups ( $>5\text{ bonds/nm}^2$ ).

### Step 4: Full-Wafer Topography & Run-Out Metrology
Before mechanical bonding, wafers pass through automated interferometric metrology tools. Full-wafer maps measure total thickness variation ( $\text{TTV} < 1.0\,\mu\text{m}$ ), wafer bow ( $\le 25\,\mu\text{m}$ ), and local residual stress. High-order mathematical distortion modeling calculates in-plane distortion (IPD) compensation grids that are fed forward to the bonding tool's alignment stages.

### Step 5: High-Precision SmartView Optical Alignment
The top and bottom wafers are loaded into the bonding aligner (e.g., EV Group GEMINI FB or SUSS MicroTec XBA). The wafers are clamped onto multi-zone electrostatic or vacuum chucks separated by a microscopic calibration gap ( $25\text{ to }50\,\mu\text{m}$ ). Dual-path SmartView microscopes or through-silicon infrared (IR) cameras image fiducial marks simultaneously across both wafers. Linear piezo actuators execute 6-axis closed-loop motion ( $x, y, z, \theta_x, \theta_y, \theta_z$ ) to null overlay errors:

\text{Overlay Alignment Accuracy: } \sigma_{3\sigma} \le 100\,\text{nm across } 300\,\text{mm wafer}

### Step 6: Localized Initiation & Spontaneous Wave Propagation
Once optical alignment is verified, an automated mechanical initiation pin contacts the back of the upper wafer at its geometric center, applying a downward force of $0.1\text{ to }0.3\,\text{N}$ . The localized physical contact brings the activated silanol surfaces together. Van der Waals and hydrogen bonding immediately engage, releasing surface energy that drives a continuous, radial bonding wave outward at $2\text{ to }3\,\text{cm/s}$ . The entire 300 mm surface bonds in under 6 seconds, expelling all ambient air to the perimeter.

### Step 7: Batch Thermal Annealing & Grain Growth
The bonded wafer pairs are loaded into an inert atmospheric convection furnace ( $\text{N}_2$ environment) and ramped to $250\text{ to }350^\circ\text{C}$ for $1\text{ to }2\,\text{hours}$ . During this thermal cycle:
1. The dielectric hydrogen network dehydrates, forming permanent covalent siloxane ( $\text{Si-O-Si}$ ) networks with bond energies $w \ge 2.2\,\text{J/m}^2$ .
2. Differential thermal expansion drives opposing copper pads into compressive contact ( $>60\,\text{MPa}$ ).
3. Solid-state interdiffusion across the copper interface triggers secondary recrystallization and grain growth across the seam, eliminating the original boundary and forming continuous metallic copper crystals.

### Step 8: Top Wafer Thinning, Via Reveal & Acoustic Metrology
The top wafer is back-ground from its initial $775\,\mu\text{m}$ thickness down to $5\text{ to }10\,\mu\text{m}$ using high-precision diamond wheel grinding followed by chemical mechanical polishing to relieve subsurface mechanical damage. Through-Silicon Vias (TSVs) or backside contact pads are etched and metallized to provide external I/O connectivity. Complete bonded interface integrity is verified via high-frequency Scanning Acoustic Microscopy (C-SAM, 150–300 MHz) and infrared transmission inspection.

---

## 4. Failure Modes, Defect Physics, & BKM Solutions

+----------------------------------------------------------------------------------------------------+
|                                 WoW DEFECT MODES & MITIGATION BKMs                                 |
+----------------------+-----------------------------+-----------------------+-----------------------+
| DEFECT PHENOMENON    | ROOT PHYSICAL CAUSE         | IMPACT ON DEVICE      | PREVENTION & BKM      |
+----------------------+-----------------------------+-----------------------+-----------------------+
| Unbonded Particle    | Airborne particulate        | Macroscopic void zone | ISO Class 1 mini-     |
| Void (Bubble)        | trapped between surfaces    | ($>10 mm$) killing    | environment; megasonic|
|                      | preventing atomic contact   | all underlying dies   | SC-1 wet cleaning     |
+----------------------+-----------------------------+-----------------------+-----------------------+
| Run-Out Distortion   | Wafer bow/warp mismatch;    | Progressive edge-of-  | Multi-zone vacuum     |
| Overlay Error        | mechanical stress during    | wafer overlay drift   | chuck compensation;   |
|                      | chuck clamping and release  | (>200 nm misalignment)| feed-forward IPD model|
+----------------------+-----------------------------+-----------------------+-----------------------+
| Copper Interconnect  | Excessive CMP copper        | High electrical       | Multi-wavelength CMP  |
| Open Circuit         | dishing ($d > 5 nm$); gap   | contact resistance or | eddy-current endpoint |
|                      | exceeds thermal expansion   | complete open circuit | control ($d = 2 nm$)  |
+----------------------+-----------------------------+-----------------------+-----------------------+
| Dielectric Unbonding | Copper pad protrusion       | Ring voids around     | Controlled over-polish|
| / Interfacial Peeling| ($d < 0 nm$); metallic bump | pads; moisture ingress| step; optimize slurry |
|                      | prevents oxide contact      | and corrosion         | chemical selectivity  |
+----------------------+-----------------------------+-----------------------+-----------------------+
| Thermal Stress Wafer | Extreme CTE mismatch        | Delamination during   | Symmetrical dielectric|
| Delamination / Warp  | between thick stacked BEOL  | annealing; cracked Si | layer balancing; low- |
|                      | dielectric/metal layers     | substrate             | temp anneal (<250°C)  |
+----------------------+-----------------------------+-----------------------+-----------------------+

### 4.1 Run-Out Error and Wafer Distortion Mechanics
In full-wafer 300 mm bonding, the greatest operational challenge is maintaining sub-100 nm overlay across all 70,000+ $\text{mm}^2$ of surface area. Even when alignment optics achieve perfect overlay at the wafer center, non-uniform radial stress induces run-out distortion, where the grid pattern on the top wafer expands or contracts relative to the bottom wafer:

\Delta r_{runout}(r) = r \cdot \left( \epsilon_{process} + \frac{t_{chuck} \cdot \kappa_{bow}}{2} \right)

Where $\kappa_{bow} = 8 \cdot \text{Bow} / D^2$ is the wafer curvature. A bow differential of only $15\,\mu\text{m}$ between top and bottom wafers induces an edge run-out error exceeding $120\,\text{nm}$ , sufficient to cause interconnect bridging or non-contact open circuits on sub-micron pads. Modern bonders mitigate run-out by using multi-zone electrostatic chucks that dynamically adjust localized holding pressure across concentric radial zones during wave propagation.

### 4.2 Chemical Mechanical Planarization (CMP) Window Optimization
The process window for direct hybrid bonding is governed by the stringent relationship between CMP dishing depth $$d$$ , surface roughness $$R_q$$ , and thermal budget $\Delta T$ :

R_q < 0.5\,\text{nm} \quad \text{and} \quad 1.0\,\text{nm} \le d \le \frac{h_{Cu} \cdot \Delta\alpha \cdot \Delta T}{2}

If dishing is controlled within this $1.0\text{ to }3.0\,\text{nm}$ window, the dielectric achieves spontaneous room-temperature fusion, and subsequent annealing drives full copper-to-copper metallurgical bonding with zero interface seam.

---

## 5. Technology Comparison: 3D Integration Paradigms

+----------------------------------------------------------------------------------------------------+
|                               COMPARISON OF 3D INTEGRATION TECHNOLOGIES                            |
+----------------------+----------------------+-----------------------+------------------------------+
| ATTRIBUTE            | CONVENTIONAL FLIP-CHIP| CHIP-ON-WAFER (CoW)  | WAFER-ON-WAFER (WoW) HYBRID  |
+----------------------+----------------------+-----------------------+------------------------------+
| Interconnect Pitch   | 100 µm to 150 µm     | 15 µm to 40 µm        | 0.5 µm to 1.8 µm             |
+----------------------+----------------------+-----------------------+------------------------------+
| Interconnect Medium  | C4 Solder Sphere     | Cu Pillar + Sn-Ag Cap | Direct Cu-Cu + SiO2 Fusion   |
+----------------------+----------------------+-----------------------+------------------------------+
| Interconnect Density | ~100 bumps/mm²       | ~1,000–4,000 bumps/mm²| >1,000,000 interconnects/mm² |
+----------------------+----------------------+-----------------------+------------------------------+
| Standoff Gap         | 50 µm to 75 µm       | 8 µm to 15 µm         | 0 µm (Monolithic Direct Bond)|
+----------------------+----------------------+-----------------------+------------------------------+
| Underfill Material   | Capillary Underfill  | Capillary / Molded UF | None (Direct Dielectric Bond)|
+----------------------+----------------------+-----------------------+------------------------------+
| Alignment Accuracy   | ±5.0 µm              | ±1.0 µm               | <0.10 µm (Sub-100 nm 3σ)     |
+----------------------+----------------------+-----------------------+------------------------------+
| Bonding Throughput   | Moderate (~1000 UPH) | Low (Die-by-Die TCB)  | Extremely High (Full Wafer)  |
+----------------------+----------------------+-----------------------+------------------------------+
| Die Size Flexibility | High; any die size   | High; heterogeneous   | Zero; top/bottom dies must   |
|                      |                      | chiplet mixing        | have identical dimensions    |
+----------------------+----------------------+-----------------------+------------------------------+
| Parasitic Inductance | ~1.0 nH              | ~0.1 nH               | <0.005 nH (Negligible)       |
+----------------------+----------------------+-----------------------+------------------------------+
| Interconnect Energy  | ~1.0 to 2.0 pJ/bit   | ~0.2 to 0.5 pJ/bit    | <0.02 pJ/bit                 |
+----------------------+----------------------+-----------------------+------------------------------+
| Primary Industrial   | Discrete Microproc-  | AI Accelerators, HBM3,| CMOS Image Sensors, 3D NAND  |
| Applications         | essors, Graphics BGA | CoWoS Interposers     | Xtacking, 3D V-Cache SRAM    |
+----------------------+----------------------+-----------------------+------------------------------+

Wafer on Wafer Bonding

Take wafer on wafer bonding further