Wafer Orientation

Wafer orientation: the crystal has directions even when the wafer looks round. A silicon wafer is cut from a crystal, not an isotropic block of material. Its surface plane and the directions within that plane influence etching, carrier transport and mechanical response. The wafer outline tells a handling tool where to align; the crystallographic specification tells a process engineer how the material is oriented.

1. A plane is not a direction. Parentheses denote a particular plane, such as (100); square brackets denote a direction, such as [100]. In cubic silicon, [100] is normal to the (100) plane. Directions [010] and [001] lie within that plane. Curly braces, as in {111}, describe symmetry-equivalent planes; angle brackets describe a family of equivalent directions. This distinction matters when a wafer surface and a transistor channel need different orientation labels.

The [100] normal points out of a (100) silicon plane while [010] and [001] lie within it Surface plane ≠ travel direction Example coordinate frame for cubic silicon [100] normal [010][001] (100) Perspective sketch; arrows are crystal axes, not bonds

The notch is a reference, not a complete material certificate. A notch or flat lets tools establish a repeatable angular reference. Its relationship to the lattice must come from the applicable wafer specification and supplier documentation. Do not infer doping, surface plane or exact in-plane direction from a notch alone. Crystal orientation is established during ingot orientation and slicing, then verified as needed by crystallographic measurement such as X-ray diffraction. Rotating a wafer in a tool changes alignment, not its crystal cut.

2. The crystal can set the etched wall angle. In suitable alkaline silicon etches, including KOH and TMAH processes, {111} planes etch much more slowly than some other orientations. On a (100) wafer with a correctly aligned mask opening, these planes can bound a cavity with walls about 54.7° to the surface. The mask defines the opening; the crystal helps define the emerging shape. Etchant conditions, doping, mask alignment and time still matter: a slow plane is not an infinitely durable etch stop.

A cavity in a (100) wafer has slow {111} sidewalls inclined approximately 54.7 degrees to the surface The lattice shapes the cavity Aligned opening on (100) silicon, cross-section 54.7° mask {111} silicon Slow-etching sidewalls; not a universal etch profile

Geometry becomes a design constraint. In this ideal cross-section, each wall uses about 0.707 units of lateral distance for every unit of depth. A 100 µm-deep cavity therefore loses about 141 µm of bottom width relative to its top opening, before allowing for mask erosion or undercut. This relationship is a consequence of the wall angle, not an independent recipe setting. A dry etch designed for vertical walls follows different mechanisms and does not automatically inherit this geometry.

3. A nominal plane can have a small miscut. Miscut is the angular departure of the actual surface from a specified crystal plane. Both its magnitude and its direction matter. An idealized vicinal surface can be pictured as terraces separated by steps: a larger tilt gives more closely spaced steps for the same step height. Real surfaces can reconstruct or bunch steps, so this is a geometric model, not an atomically exact prediction.

A stepped surface has an average tilt relative to the nominal crystal plane Small tilt, repeated surface steps Miscut angle and step height exaggerated tilt nominal plane Terraces follow the plane; their envelope is tilted

Orientation also enters the device design. Carrier mobility and stress response depend on the surface and channel directions, as well as carrier type and device structure. Mechanical stiffness and fracture behavior are also direction dependent. A wafer orientation that suits one device or MEMS process is not automatically best for another. Specify the relevant axes rather than assuming that “silicon” fixes these properties.

Keep the coordinate frames connected. Incoming wafer records should identify the surface orientation, tolerance and any intentional miscut. Mask and process documentation should state how layout axes relate to the wafer reference. Where geometry is sensitive, verify that relationship with crystallographic measurements or qualified alignment test structures. A beautifully aligned mask can still be wrong if it was aligned to the wrong crystal direction.

The practical takeaway: surface plane, in-plane direction and miscut are separate pieces of information. Carry all three through purchasing, layout and process qualification when they affect the result.

Further reading: MIT OpenCourseWare, Microfabrication for MEMS; UniversityWafer, Silicon Wafer Orientation; TU Wien, Tilt and Twist Angle.

Take wafer orientation further

Ask the copilot about this term, or have our engineers assess it against your process.

Ask CFSGPT about this → Request a technical assessment → Open the CFS app