Well Formation

Well Formation — creating doped regions (wells) in the silicon substrate to house NMOS and PMOS transistors, establishing the fundamental structure for CMOS circuits.

Why Wells?

  • NMOS needs p-type substrate (or p-well)
  • PMOS needs n-type substrate (or n-well)
  • CMOS requires BOTH on the same wafer → need at least one well type

Types

  • N-well process: Start with p-type substrate. Create n-wells for PMOS. NMOS sits in native substrate. Simpler, lower cost
  • Twin-well (P-well + N-well): Both wells implanted independently. Better control of both device types. Standard for modern CMOS
  • Triple-well: Add deep n-well underneath p-well. Isolates p-well from substrate. Benefits: Reduced noise coupling, independent body biasing, better latch-up immunity

Process Steps

1. Grow pad oxide on bare silicon
2. Deposit and pattern nitride mask (define well regions)
3. Ion implant well dopants (boron for p-well, phosphorus for n-well)
4. High-temperature drive-in anneal (push dopants 1–3 μm deep)
5. Strip mask and proceed to next step (STI)

Modern Considerations

  • Well proximity effect: Adjacent wells affect each other's doping profiles
  • Retrograde wells: Peak doping below surface (implant deeper, don't diffuse) for better short-channel control

Well formation sets the stage for everything that follows — it defines the electrical environment in which every transistor will operate.

Take well formation further

Ask the copilot about this term, or have our engineers assess it against your process.