← Back to Chip Foundry Services

Glossary

974 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 19 of 20 (974 entries)

Low K Dielectric Interconnect

ultra low k porous, dielectric constant reduction, air gap interconnect, interconnect capacitance reduction

Porous low-k dielectric materials, organosilicate glass synthesis, and air-gap interconnect architectures constitute the essential back-end-of-line (BEOL) insulation technologies…

Low-K Dielectric Interconnect Material

porous low-k SiCOH film, dielectric constant reduction, low-k integration mechanical strength, RC delay interconnect capacitance

Porous low-k dielectric materials, organosilicate glass synthesis, and air-gap interconnect architectures constitute the essential back-end-of-line (BEOL) insulation technologies…

Low-K Dielectric Mechanical Reliability

low-k cracking delamination, ultralow-k mechanical strength, low-k cohesive adhesive failure, low-k packaging stress

Porous low-k dielectric materials, organosilicate glass synthesis, and air-gap interconnect architectures constitute the essential back-end-of-line (BEOL) insulation technologies…

Low K Dual Damascene Trench Profile Prediction Machine Learning

low-k dual damascene trench profile prediction, low-k dual damascene, dual damascene trench, damascene trench profile, trench profile prediction, low-k dual

Low-k Dual Damascene Trench Profile Prediction with Machine Learning Introduction & Motivation Low-k Dual Damascene Trench Profile Prediction with Machine Learning addresses…

Low-K Time-Dependent Dielectric Breakdown Prediction with Machine Learning

low k time dependent dielectric breakdown prediction with machine learning, low k time dependent dielectric breakdown prediction machine learning, low k

Low-k Time-Dependent Dielectric Breakdown Prediction with Machine Learning Introduction & Motivation Low-k Time-Dependent Dielectric Breakdown Prediction with Machine Learning…

Low-Loop vs High-Loop

packaging

Low-loop vs high-loop is the wire-bond profile selection tradeoff between shorter low loops and taller high loops based on clearance, stress, and mold-flow behavior - loop…

Low Noise Amplifier Noise Figure Drift Prediction Machine Learning

low-noise amplifier noise figure drift prediction, low-noise amplifier noise, amplifier noise figure, noise figure drift, figure drift prediction, amplifier noise

Low-Noise Amplifier Noise Figure Drift Prediction with Machine Learning Introduction & Motivation Low-Noise Amplifier Noise Figure Drift Prediction with Machine Learning addresses…

Low Power Design Methodology

power reduction techniques, dynamic power reduction, leakage reduction design, power optimization flow

Low-Power Design Methodology is the comprehensive set of architectural, RTL, and physical design techniques applied throughout the chip design flow to minimize both dynamic…

Low Power Design Technique

clock gating power, power gating technique, dvfs dynamic voltage, leakage power reduction

Low-Power Design Techniques are the hierarchy of circuit and architectural strategies that reduce dynamic power (switching activity × capacitance × V² × frequency) and static…

Low Power Design Techniques Dvfs

dynamic voltage frequency scaling, power gating shutdown, multi-voltage domain design, clock gating power reduction

Low Power Design Techniques DVFS — Low power design methodologies address the critical challenge of managing energy consumption in modern integrated circuits, where dynamic…

Low Power Design UPF

power gating, voltage scaling dvfs, retention flip flop, power domain isolation

Low-Power Design with UPF/CPF is the systematic design methodology that reduces both dynamic and static power consumption through architectural techniques (power gating, voltage…

Low Power Design UPF

power intent specification, voltage domain, power gating implementation, retention register

Low-Power Design with UPF (Unified Power Format) is the IEEE 1801 standard methodology for specifying, implementing, and verifying the power management architecture of an SoC…

Low Power Design UPF CPF

power intent specification, multi voltage design, power management

Low-Power Design with UPF/CPF is the methodology for specifying, implementing, and verifying power management features in SoC designs using standardized power intent formats…

Low Power Design UPF Ieee 1801

power intent specification, power domain shutdown, isolation retention strategy, voltage area definition

Low-Power Design with UPF (IEEE 1801) is the standardized methodology for specifying power intent — including voltage domains, power states, isolation strategies, retention…

Low Power Simulation

power aware simulation, upf simulation, power domain verification, isolation verification

Power-Aware Simulation and UPF Verification is the specialized verification methodology that simulates the behavior of a chip design with its power management architecture (power…

Low-Precision Training

optimization

Low precision means representing weights, activations, and gradients in fewer bits than FP32 — FP16, BF16, FP8, FP4, or INT8 — to shrink memory footprint and run more math per…

Low Pressure CVD Furnace Tube Particle Prediction Machine Learning

low pressure cvd furnace tube particle prediction, low pressure cvd, pressure cvd furnace, cvd furnace tube, furnace tube particle, tube particle prediction

Low Pressure CVD Furnace Tube Particle Prediction with Machine Learning Introduction & Motivation Low Pressure CVD Furnace Tube Particle Prediction with Machine Learning addresses…

Low Pressure CVD Particle Generation Prediction Machine Learning

low-pressure cvd particle generation prediction, low-pressure cvd particle, cvd particle generation, particle generation prediction, low-pressure cvd, cvd particle

Low-Pressure CVD Particle Generation Prediction with Machine Learning Introduction & Motivation Low-Pressure CVD Particle Generation Prediction with Machine Learning addresses…

Low Rank Adaptation LoRA

parameter efficient fine tuning, lora training method, adapter tuning llm, peft techniques

Low-Rank Adaptation (LoRA) is the parameter-efficient fine-tuning method that freezes pretrained model weights and trains low-rank decomposition matrices injected into each layer…

Low-Rank Factorization

model optimization

Low-Rank Factorization is a model compression method that approximates large weight matrices as products of smaller matrices - It cuts parameter count and computation while…

Low-Rank Tensor Fusion

multimodal ai

Low-Rank Tensor Fusion (LMF) is an efficient multimodal fusion method that approximates the full tensor outer product using low-rank decomposition — reducing the computational…

Low-Resource-Language-NLP Machine Learning

low resource language nlp, low resource language, resource language nlp, low resource, resource language, language nlp

Low Resource Language NLP Introduction & Motivation Low Resource Language NLP addresses a central problem in nlp process control and low-resource-language-challenge prediction…

Low-Resource Translation

nlp

Low-resource translation is machine translation for language pairs with limited parallel training data - Systems rely on transfer learning multilingual pretraining and data…

Low Temperature

text generation

When a language model finishes a forward pass it does not hand you a word. It hands you a probability distribution over its entire vocabulary, and *decoding* is the policy you use…

Low-Temperature Bake

packaging

Low-temperature bake is the extended-duration moisture-removal bake performed at lower temperatures to protect heat-sensitive package materials - it provides safer recovery…

Low Temperature Epitaxy

low temp epi, epitaxy thermal budget, cold wall epitaxy, reduced thermal budget epi

Low Temperature Epitaxy is the crystal growth technique that deposits epitaxial silicon, SiGe, or III-V semiconductor films at temperatures significantly below conventional…

Low Temperature Oxide Deposition

low thermal budget processing, cold wall deposition, pecvd low temp, thermal budget beol

Low-Temperature Processing for Advanced CMOS is the set of deposition, etch, and anneal techniques constrained to operate below 400-500°C — essential for back-end-of-line (BEOL)…

Low Temperature Oxide Deposition Stress Prediction with Machine Learning

low temperature oxide deposition stress prediction machine learning, low temperature, oxide deposition stress, lpcvd lto, low temperature oxide, temperature oxide

Low Temperature Oxide Deposition Stress Prediction with Machine Learning Introduction & Motivation Low Temperature Oxide Deposition Stress Prediction with Machine Learning…

Lower Control Limit

lcl, spc

LCL (Lower Control Limit) is the lower boundary on an SPC control chart, set at the process mean minus three standard deviations — (for an X-bar chart), defining the lower edge…

Lower Specification Limit

lsl, spc

LSL (Lower Specification Limit) is the minimum acceptable value for a measured parameter — the lower engineering boundary below which the product fails to meet performance…

Lowercasing

nlp

Lowercasing is the normalization operation that converts alphabetic characters to lowercase to reduce casing variation before tokenization - it simplifies vocabulary but can…

Lp Norm Constraints

ai safety

Norm Constraints define the geometry of allowed adversarial perturbations — the choice of (0, 1, 2, or ∞) determines the shape of the perturbation ball and the nature of…

Lpcnet

audio & speech

LPCNet is a lightweight neural vocoder that combines linear predictive coding with recurrent residual modeling. - It offloads coarse spectral prediction to DSP and uses a compact…

LPCVD Boat-to-Boat Uniformity Prediction with Machine Learning

lpcvd boat to boat uniformity prediction with machine learning, lpcvd boat boat uniformity prediction machine learning, lpcvd boat, boat uniformity prediction, cvd lpcvd

LPCVD Boat-to-Boat Uniformity Prediction with Machine Learning Introduction & Motivation LPCVD Boat-to-Boat Uniformity Prediction with Machine Learning addresses a central problem…

LPCVD Film Stress Prediction Machine Learning

lpcvd film stress prediction, lpcvd film stress, film stress prediction, lpcvd film, film stress, stress prediction

LPCVD Film Stress Prediction with Machine Learning Introduction & Motivation LPCVD Film Stress Prediction with Machine Learning addresses a central problem in LPCVD deposited film…

Lpddr6 & Kv Cache

lpddr6 and kv cache, lpddr6 kv cache, kv cache bandwidth, lpddr6 memory bandwidth, processing in memory kv cache, ai accelerator memory bandwidth

LPDDR6 and the KV cache are two halves of the same problem: large-language-model inference is limited by how fast memory can be read, not by how fast a chip can multiply. LPDDR6…

Lpips

lpips, evaluation

LPIPS is the Learned Perceptual Image Patch Similarity metric that measures perceptual difference using deep feature activations instead of raw pixel error - it is widely used…

Lpu Language Processing Unit

groq lpu tensor streaming processor, deterministic token inference lpu, groq cloud low latency inference, llama 70b 500 tokens second, sram resident model execution

LPU Language Processing Unit in current market usage refers to the Groq inference architecture built around the Tensor Streaming Processor model, designed for deterministic…

Lqfp

low profile qfp, thin qfp

LQFP is the low-profile quad flat package variant with reduced package thickness for compact SMT assemblies - it offers QFP pin-count capability with improved z-height efficiency.…

Lru Cache

lru, optimization

LRU Cache is an eviction strategy that removes the least recently used entry first - It is a core method in modern semiconductor AI serving and inference-optimization workflows.…

Lru Cache (least Recently Used)

lru cache, least recently used, optimization

LRU Cache (Least Recently Used) is a cache eviction policy that removes the least recently accessed item when the cache reaches its capacity limit. It operates on the principle…

Lsh

lsh, rag

LSH is locality-sensitive hashing for approximate nearest-neighbor retrieval based on similarity-preserving hash functions - It is a core method in modern engineering execution…

LSTM

long short term memory, gru, gated recurrent unit, forget gate, input gate, output gate, cell state, lstm cell, gated rnn

The LSTM — Long Short-Term Memory — is the architecture that fixed the one thing plain recurrent networks could not do: remember across long gaps. A vanilla RNN carries a single…

LSTM and Recurrent Neural Networks Capturing Sequential Dependencies

lstm recurrent neural networks capturing sequential dependencies, lstm recurrent, neural networks capturing, 103m 10d 50k 7m 929k arima, lstm recurrent neural

LSTM and Recurrent Neural Networks: Capturing Sequential Dependencies 1. Introduction & Motivation Recurrent Neural Networks (RNNs) are fundamental architectures for processing…

LSTM Anomaly

time series models

LSTM Anomaly is anomaly detection using LSTM prediction or reconstruction errors on sequential data. - It learns normal temporal dynamics and flags observations that strongly…

LSTM Cells Gating Mechanisms

lstm cells, cells gating, cnn lstm nlp passed rnn wmt, lstm cells & gating mechanisms, lstm cells gating, cells gating mechanisms, gating mechanisms

LSTM Cells & Gating Mechanisms Introduction & Motivation LSTM (Long Short-Term Memory): gating mechanisms for gradient flow. Cell state: long-term memory; protected by gates.…

LSTM-Optimizer-Meta-Learning Machine Learning

LSTM Optimizer Meta-Learning Introduction & Motivation LSTM Optimizer Meta-Learning addresses a central problem in metalearning learning and rapid task adaptation: how to Learn…