← Back to Chip Foundry Services

Glossary

27,049 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 111 of 541 (27,049 entries)

Double Diffused Silicon Mesa 1956 Collector Backside Contact

drift transistor 1956 backside metallization collector, double diffused mesa transistor 1956 collector series resistance, blanket backside metal collector silicon drift transistor 1956

Collector Backside Contact: The Third Terminal, Reached From the Wafer's Other Face Entirely 1. Why the Collector Contact Cannot Be Made From the Same Side as the Other Two This…

Double Diffused Silicon Mesa 1956 Die Separation Dicing

drift transistor 1956 wafer dicing trench cut, double diffused mesa transistor 1956 dicing grid mesa, die separation yield risk silicon drift transistor 1956

Die Separation: Turning a Wafer Full of Finished Transistors Into Individually Handleable Parts 1. Why Electrical Isolation From Step 9 Did Not Make Physical Separation…

Double Diffused Silicon Mesa 1956 Lead Attachment Bond

drift transistor 1956 wire bonding base emitter collector, double diffused mesa transistor 1956 bond resistance frequency, lead bonding die level silicon drift transistor 1956

Lead Attachment: Giving a Die Three Wires Without Touching Anything the Previous Fifteen Steps Protected 1. Why This Step Can Only Use the Contacts Steps 12 Through 14 Already…

Double Diffused Silicon Mesa 1956 Mount Die Header Can

drift transistor 1956 header pin collector isolation, double diffused mesa transistor 1956 can seal enclosure, header thermal path silicon drift transistor 1956 package

Mount the Die Into a Header or Can: Giving a Fragile Part a Mechanical Identity It Did Not Have Before 1. Why a Leaded Die Still Cannot Survive on Its Own The die now carries…

Double Diffused Silicon Mesa 1956 Hermetic Seal Encapsulation

drift transistor 1956 can weld helium leak test, double diffused mesa transistor 1956 seal moisture protection, hermeticity test silicon drift transistor 1956 package seal

Hermetic Seal: Closing the One Gap the Can From Step 17 Still Left Open 1. Why Placing a Can Over the Die Is Not the Same as Sealing It Step 17 positioned a metal can over…

Double Diffused Silicon Mesa 1956 Electrical Test Frequency

drift transistor 1956 cutoff frequency hfe measurement, double diffused mesa transistor 1956 transit time breakdown, drift advantage verification silicon mesa transistor 1956

Electrical Test: Measuring Whether the Drift Field This Entire Process Built Actually Shows Up 1. Why This Is the First Step That Can Confirm the Field, Not Just Infer It Every…

Double Diffused Silicon Mesa 1956 Classify Accept Release

drift transistor 1956 downgrade reject grading threshold, double diffused mesa transistor 1956 final classification bin, silicon mesa drift transistor 1956 process lineage conclusion

Classify, Accept, Downgrade, or Reject: Where Nineteen Steps of Process Become a Decision About One Part 1. Why This Step Exists to Sort, Not to Fix This final step takes…

Ddos-Mitigation-Strategy Machine Learning

ddos mitigation strategies, ddos mitigation, mitigation strategies

DDoS Mitigation Strategies Introduction & Motivation DDoS Mitigation Strategies addresses a central problem in network-security process control and mitigation-latency-seconds…

Ddos-Protection-Mitigation Machine Learning

ddos protection mitigation, ddos protection, protection mitigation

DDoS Protection Mitigation Introduction & Motivation DDoS Protection Mitigation addresses a central problem in cloud process control and attack-detection-latency prediction: how…

Ddp Modeling

dielectric deposition, high-k dielectrics, ald, pecvd, gap fill, hdpcvd, feature-scale modeling

Semiconductor Manufacturing: Dielectric Deposition Process (DDP) Modeling Overview DDP (Dielectric Deposition Process) refers to the set of techniques used to deposit insulating…

Ddpg

ddpg, reinforcement learning

DDPG (Deep Deterministic Policy Gradient) is an off-policy actor-critic algorithm for continuous action spaces — extending DQN's ideas (replay buffer, target network)…

Ddpg

ddpg, reinforcement learning advanced

DDPG is an off-policy actor-critic algorithm for continuous control using deterministic policies - A deterministic actor outputs continuous actions while a critic learns Q-values…

Ddpm

ddpm, generative models

DDPM is the Denoising Diffusion Probabilistic Model framework that learns a reverse Markov chain from noisy data to clean samples - it established the modern baseline…

Ddr

memory, interface, design, timing, synchronization

DDR Memory Interface Design and Timing Synchronization is the high-speed data transfer protocols for dynamic RAM enabling doubled data rates through dual-edge clocking — critical…

Ddr Controller Refresh Command Accuracy Prediction Machine Learning

ddr controller refresh command accuracy prediction, ddr controller refresh, controller refresh command, refresh command accuracy, command accuracy prediction

DDR Controller Refresh Command Accuracy Prediction with Machine Learning Introduction & Motivation DDR Controller Refresh Command Accuracy Prediction with Machine Learning…

Ddr Interface Preemphasis Tuning Prediction Machine Learning

ddr interface pre-emphasis tuning prediction, ddr interface pre-emphasis, interface pre-emphasis tuning, pre-emphasis tuning prediction, ddr interface, pre-emphasis tuning

DDR Interface Pre-Emphasis Tuning Prediction with Machine Learning Introduction & Motivation DDR Interface Pre-Emphasis Tuning Prediction with Machine Learning addresses a central…

Ddr Memory Interface Timing Margin Prediction Machine Learning

ddr memory interface timing margin prediction, ddr memory interface, memory interface timing, interface timing margin, timing margin prediction, ddr memory, memory interface

DDR Memory Interface Timing Margin Prediction with Machine Learning Introduction & Motivation DDR Memory Interface Timing Margin Prediction with Machine Learning addresses…

Ddr5

ddr5 memory, ddr5 dimm, dram interface, ddr5 training

DDR5 is the fifth generation of double-data-rate synchronous DRAM, designed to increase bandwidth, density, channel efficiency, and reliability for servers and client systems.…

Ddr5 Timing Margin Prediction Machine Learning

ddr5 timing margin prediction, ddr5 timing margin, timing margin prediction, ddr5 timing, timing margin, margin prediction

DDR5 Timing Margin Prediction with Machine Learning Introduction & Motivation DDR5 Timing Margin Prediction with Machine Learning addresses a central problem in DDR5 memory timing…

的

de, 的字, 的用法

的 拼音:de 意思:possessive particle / structural particle(所属标记,结构助词) 用法:放在名词前,表示所属。 例词: 我的 — my / mine 你的 — yours 大的 — the big one 例句: 这是我的书。Zhè shì wǒ de shū. — This is my book.…

De-Emphasis

signal & power integrity

De-Emphasis is transmitter technique that reduces amplitude of repeated symbols relative to transitions - It shapes signal spectrum to mitigate channel-induced ISI. What Is…

De Novo Drug Design

healthcare ai

De Novo Drug Design is the generative AI approach to creating entirely new drug molecules from scratch — molecules that do not exist in any database — optimized to satisfy…

Dead Code Detection

unused code, static analysis

Dead code detection is a static analysis technique identifying unreachable or unused code — finding functions, variables, and branches that never execute, reducing codebase size…

Dead Code Elimination

optimization

Dead code elimination is the compiler pass that removes graph operations whose results are never used - it prunes unused computation paths and reduces runtime cost, memory usage…

Dead Code Elimination

model optimization

Dead Code Elimination is removing graph nodes and branches that do not affect final outputs - It streamlines execution graphs and reduces unnecessary compute. What Is Dead Code…

Dead-Code-Elimination Machine Learning

dead code elimination, dead code, code elimination

Dead Code Elimination Introduction & Motivation Dead Code Elimination addresses a central problem in compiler-optimization process control and elimination-coverage prediction: how…

Deadline-Driven-Scheduling Machine Learning

deadline-driven scheduling algorithms, deadline-driven scheduling, scheduling algorithms

Deadline-Driven Scheduling Algorithms Introduction & Motivation Deadline-Driven Scheduling Algorithms addresses a central problem in real-time-systems process control…

Deadlock

livelock, mutual exclusion

Deadlock is a system state in which a set of concurrent actors (threads, processes, transactions, or distributed services) are permanently blocked because each actor waits for…

Debate

ai safety

Debate is an AI alignment approach where two AI agents argue opposing sides of a question, and a human judge selects the most compelling argument — the key insight is that even if…

Debate

ai safety

Debate is an alignment protocol where competing AI agents argue opposing claims for a judge to evaluate - It is a core method in modern AI safety execution workflows. What Is…

Debate Analysis

nlp

Debate analysis uses AI to analyze structure, claims, and strategies in debates — extracting arguments, identifying fallacies, assessing persuasiveness, and tracking how debaters…

Deberta

foundation model

DeBERTa (Decoding-enhanced BERT with Disentangled Attention) is a pre-trained language model that improves upon BERT by disentangling content and position representations…

Debiasing

evaluation

Debiasing is the set of methods used to reduce unwanted bias in data, models, or predictions - It is a core method in modern AI fairness and evaluation execution. What Is…

Debiasing Recommendations

recommender systems

Debiasing recommendations removes unfair biases from recommendation systems — identifying and mitigating biases related to popularity, demographics, and historical inequities…

Debiasing Techniques

ai safety

Debiasing Techniques are methods for reducing or eliminating unwanted biases in AI systems across the machine learning pipeline — encompassing pre-processing approaches that…

Debiasing Techniques

fairness

Debiasing techniques is the algorithmic and data-centric methods used to reduce biased associations in model representations and outputs - debiasing targets both learned internal…

Debonding

advanced packaging

Debonding is the controlled process of separating a thinned device wafer from its temporary carrier wafer after backside processing is complete — requiring precise management…

Debonding Processes

wafer debonding methods, thermal debonding, uv debonding laser, debonding force measurement

Wafer Debonding Processes in Semiconductor Manufacturing Wafer debonding is the critical separation technology in temporary bonded wafer processing, enabling ultra-thin device…

Debug-Interface-System-Integration Machine Learning

debug interface system integration and observability, debug interface system, interface system integration, system integration observability, debug interface, interface system

Debug Interface System Integration and Observability Introduction & Motivation Debug Interface System Integration and Observability addresses a central problem in debug process…

Debug-Probe-Insertion Machine Learning

debug probe insertion, debug probe, probe insertion

Debug Probe Insertion Introduction & Motivation Debug Probe Insertion addresses a central problem in verification process control and probe-insertion-latency-seconds prediction…

Debug Trace Infrastructure Design

arm coresight debug, jtag debug port, embedded trace buffer, real time trace streaming

Debug and Trace Infrastructure Design is the on-chip instrumentation system that provides visibility into processor execution, bus transactions, and hardware state during software…

Debug-Turnaround-Time-Efficiency Machine Learning

debug turnaround time and efficiency, debug turnaround time, turnaround time efficiency, debug turnaround, turnaround time, time efficiency

Debug Turnaround Time and Efficiency Introduction & Motivation Debug Turnaround Time and Efficiency addresses a central problem in debug process control and debug-cycle-time-hours…

Debugging LLM

troubleshooting, eval sets, logging, tracing, langsmith, prompt engineering

Debugging LLM applications is the systematic process of identifying and fixing issues in AI-powered systems — addressing problems like hallucinations, format errors, inconsistent…

Debugging-Tool-Effectiveness Machine Learning

debugging tool effectiveness, debugging tool, tool effectiveness

Debugging Tool Effectiveness Introduction & Motivation Debugging Tool Effectiveness addresses a central problem in programming process control and debugger-overhead-performance…

Decap

signal & power integrity, decoupling capacitor, power integrity, pdn

Power Distribution Networks and on-chip power grid architectures constitute the physical and electrical infrastructure engineered to deliver stable supply voltages and ground…

Decap Placement

signal & power integrity, decoupling capacitor, power grid, voltage droop

Power Distribution Networks and on-chip power grid architectures constitute the physical and electrical infrastructure engineered to deliver stable supply voltages and ground…

Decapsulation

quality

Decapsulation (often called decap) is the process of removing the protective package material (typically epoxy mold compound) from a semiconductor device to expose the bare…

Decentralized Optimization Gossip Prediction Machine Learning

decentralized optimization gossip prediction, decentralized optimization gossip, optimization gossip prediction, decentralized optimization, optimization gossip, gossip prediction

Decentralized Optimization Gossip Prediction with Machine Learning Introduction & Motivation Decentralized Optimization Gossip Prediction with Machine Learning addresses a central…