← Back to Chip Foundry Services

Glossary

3,538 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 27 of 71 (3,538 entries)

Hard X-Ray Photoelectron Spectroscopy

haxpes, metrology

Hard X-ray photoelectron spectroscopy (HAXPES) uses multi-keV photons to produce photoelectrons with higher kinetic energy than conventional laboratory XPS, thereby extending…

Hardware Security

chip security, physical attack protection, secure enclave, hardware root of trust

Hardware security protects computation, secrets, identity, and control at the physical implementation boundary. It complements software controls when attackers can probe boards…

Hardware Security Module

root of trust, secure boot chain, hardware trojan detection, chip security design

Hardware Security in Chip Design is the discipline of designing cryptographic engines, secure boot infrastructure, tamper-resistant storage, and hardware root-of-trust modules…

Hardware Security Verification

trojan detection chip, side channel countermeasure design, root of trust hardware, puf physically unclonable

Hardware Security and Trust Verification is the chip design discipline that ensures semiconductor devices are free from malicious modifications (hardware Trojans), resistant…

Haze Measurement

metrology

Haze Measurement is the quantification of diffuse background light scattering from a wafer surface — representing the integrated signal from surface microroughness…

HBM Advanced

high-bandwidth memory advanced, memory bandwidth advanced, advanced packaging hbm

High-bandwidth memory (HBM) is DRAM stacked vertically and connected to its host through an interface thousands of bits wide, running beside the processor on an interposer rather…

HBM2e vs HBM3 vs HBM3e

high bandwidth memory explained, hbm generations comparison, ai accelerator memory hierarchy, hbm stack layers bandwidth, memory bandwidth ai chip

HBM (High Bandwidth Memory) is the stacked-memory technology that this entire series has been circling without ever naming directly — the actual hardware behind every "memory…

HBM Parallel

high-bandwidth memory parallel, memory bandwidth wall, hbm stack gpu, 2.5d packaging

High-bandwidth memory (HBM) is DRAM stacked vertically and connected to its host through an interface thousands of bits wide, running beside the processor on an interposer rather…

Hbm4 Yield

known good die, KGD testing, known-good-die HBM4, pre-bond test, compound yield stacking, direct access test die, wafer level burn-in HBM, die stacking yield economics

HBM4 Yield and Known-Good-Die Testing: Compound Yield Economics, Pre-Bond Test Architecture, and Why KGD Is Non-Negotiable Once a die is hybrid-bonded into an HBM4 stack, it can…

Hdp CVD

high density plasma cvd, high-density plasma chemical vapor deposition, hdp oxide, high density plasma deposition, hdp cvd gap filling aspect ratio, low-k SiOF deposition, plasma induced damage suppression

High-density plasma chemical vapor deposition combines a high-density plasma source with a separately biased wafer electrode, enabling simultaneous film deposition and directional…

Hearing Aid Chip Power Efficiency Prediction Machine Learning

hearing aid chip power efficiency prediction, hearing aid chip, aid chip power, chip power efficiency, power efficiency prediction, hearing aid, aid chip, chip power

Hearing Aid Chip Power Efficiency Prediction with Machine Learning Introduction & Motivation Hearing Aid Chip Power Efficiency Prediction with Machine Learning addresses a central…

Height Gauge

metrology

Height gauge is a precision measuring instrument mounted on a base that slides on a granite surface plate to measure vertical dimensions, step heights, and positional…

Hermetic Sealing

packaging

Hermetic sealing is the packaging approach that creates a near gas-tight enclosure to isolate devices from moisture, oxygen, and contaminants - it is essential for long-life…

Heterogeneous Integration

heterogeneous semiconductor integration, advanced packaging

Advanced packaging is the set of techniques for assembling multiple dies into a single package so tightly that they behave almost like one chip — and for AI accelerators it has…

Heterogeneous Integration

2D 2.5D 3D packaging, CoWoS EMIB interposer, Foveros SoIC hybrid bonding, HBM high bandwidth memory, chiplet process node mixing, advanced packaging cost, AI accelerator packaging, TSV vertical stacking, packaging scaling vector

Heterogeneous integration combines genuinely different die types — logic, memory, analog, photonics, MEMS — manufactured using genuinely different process technologies, into…

Heterogeneous Integration Chiplet Spacing Machine Learning

heterogeneous integration chiplet spacing prediction, heterogeneous integration chiplet, integration chiplet spacing, chiplet spacing prediction, heterogeneous integration

Heterogeneous Integration Chiplet Spacing Prediction with Machine Learning Introduction & Motivation Heterogeneous Integration Chiplet Spacing Prediction with Machine Learning…

Heterogeneous Integration Overview

advanced packaging

Heterogeneous integration combines dies from different process technologies, materials, or functions into a single package, enabling system-level optimization beyond monolithic…

Heterogeneous Integration Packaging

system in package design, chiplet interconnect technology, multi-die integration, advanced packaging architecture

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…