← Back to Chip Foundry Services

Glossary

23 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 1 of 1 (23 entries)

Ubuntu 26.04 Lts Python Setup Step10

ubuntu 2604 lts python setup step10, ubuntu 2604 lts python package build, ubuntu 2604 lts python wheel build, python 314 wheel ubuntu 2604 lts, ubuntu resolute python packaging

Ubuntu 26.04 LTS Python Setup Step 10 is to turn the Step 9 Python 3.14 lab into inspected local distribution artifacts without publishing: declare exact package/build metadata…

UCIe

Chiplet, Interconnect, Standard, chiplets

UCIe (Universal Chiplet Interconnect Express) is an open industry standard for connecting chiplets — separate silicon dies — together inside a single package. As monolithic chips…

UCIe Protocol Design

ucie link layer, die to die interface protocol, chiplet interconnect standard, ucie transport, PCIe mapping, CXL mapping, link training, standard package advanced package, UCIe compliance testing

UCIe (Universal Chiplet Interconnect Express) protocol design is the work of implementing a standardized communication layer between chiplets, defining how reliable data transfer…

UCIe Standard

universal chiplet interconnect express, ucie, open die to die protocol

UCIe standard definition and engineering boundary. is the Universal Chiplet Interconnect Express specification for interoperable die-to-die links within a package. It defines…

Ultra Thin Wafer Handling Breakage Prediction Machine Learning

ultra-thin wafer handling breakage prediction, ultra-thin wafer handling, wafer handling breakage, handling breakage prediction, ultra-thin wafer, wafer handling

Ultra-Thin Wafer Handling Breakage Prediction with Machine Learning Introduction & Motivation Ultra-Thin Wafer Handling Breakage Prediction with Machine Learning addresses…

Ultrasonic Flip Chip Bond Strength Prediction Machine Learning

ultrasonic flip chip bond strength prediction, ultrasonic flip chip, flip chip bond, chip bond strength, bond strength prediction, ultrasonic flip, flip chip, chip bond

Ultrasonic Flip Chip Bond Strength Prediction with Machine Learning Introduction & Motivation Ultrasonic Flip Chip Bond Strength Prediction with Machine Learning addresses…

Ultraviolet Photoelectron Spectroscopy

ups, metrology

Ultraviolet photoelectron spectroscopy, abbreviated UPS, uses ultraviolet photons to eject electrons from occupied valence states and measures their kinetic-energy distribution…

Uncertainty Budget

metrology

Uncertainty Budget is a structured tabular analysis listing all sources of measurement uncertainty, their magnitudes, types, distributions, and contributions to the combined…

Underfill

advanced packaging

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…

Underfill

capillary underfill, molded underfill, no flow underfill, flip chip epoxy

Advanced packaging is the set of technologies that connect, protect and cool silicon after it leaves the fab. It has moved from a cost-driven back-end afterthought to a primary…

Underfill Filler

packaging

Underfill filler is the solid particulate component added to underfill resin to tune CTE, modulus, flow behavior, and thermal properties - filler selection strongly influences…

Underfill for Cte Matching

advanced packaging

Underfill is a highly engineered, profoundly critical composite silica-epoxy glue utilized universally in advanced flip-chip packaging specifically designed to absorb, distribute…

Underfill for TSV

advanced packaging, microbump underfill, tsv 3d stacking

Through-Silicon Vias are the vertical conductive interconnect pillars that traverse the bulk silicon substrate to establish high-density, low-latency electrical connections…

Underfill Process

packaging

Underfill process is the assembly step that dispenses and cures polymer material between flip-chip die and substrate to reinforce solder joints and redistribute stress - it is…

Underfill Voids

packaging

Underfill voids is the gas-filled defects trapped within cured underfill regions that disrupt stress transfer and can reduce joint reliability - void control is a major quality…

Unified Memory CUDA

managed memory allocation, page migration gpu, prefetching unified memory, memory oversubscription

Unified Memory is the CUDA programming model that provides a single memory address space accessible from both CPU and GPU — automatically migrating data between host and device…

Uniformity (CVD)

uniformity, film thickness uniformity, deposition uniformity, cvd thickness uniformity, thickness non-uniformity, within wafer uniformity, wafer uniformity map, cvd uniformity calculation, cvd

Uniformity is a statistic, and the statistic that gets quoted decides which problems the fab is able to see. The number almost everyone reports is a half-range: the difference…

Universal Chiplet Interconnect Express

standards

UCIe (Universal Chiplet Interconnect Express) is an open industry standard for connecting chiplets — separate silicon dies — together inside a single package. As monolithic chips…

Universal Chiplet Interconnect Protocol Link Training Prediction Machine Learning

universal chiplet interconnect protocol link training prediction, universal chiplet interconnect, chiplet interconnect protocol, universal chiplet

Universal Chiplet Interconnect Protocol Link Training Prediction with Machine Learning Introduction & Motivation Universal Chiplet Interconnect Protocol Link Training Prediction…

Universal Chiplet Interconnect Test Yield Prediction Machine Learning

universal chiplet interconnect test yield prediction, universal chiplet interconnect, chiplet interconnect test, interconnect test yield, test yield prediction

Universal Chiplet Interconnect Test Yield Prediction with Machine Learning Introduction & Motivation Universal Chiplet Interconnect Test Yield Prediction with Machine Learning…

Unpatterned Wafer Inspection

bare wafer, substrate inspection, particle detection, surface defect, metrology, substrate

Unpatterned wafer inspection is the metrology process of examining bare silicon wafers before any patterning — using optical, laser scattering, or surface scanning techniques…

Unpatterned Wafer Particle Count Drift Prediction with Machine Learning

unpatterned wafer particle count drift prediction machine learning, unpatterned wafer, particle count drift, unpatterned wafer particle count drift prediction

Unpatterned Wafer Particle Count Drift Prediction with Machine Learning Introduction & Motivation Unpatterned Wafer Particle Count Drift Prediction with Machine Learning addresses…

Uv Raman

ultraviolet raman spectroscopy, deep uv raman, uv resonance raman, ultraviolet resonance raman, uv raman spectroscopy, uv raman metrology

Ultraviolet Raman spectroscopy changes more than the color of the laser. Moving excitation into the UV can strengthen ordinary Raman scattering, bring selected electronic…