← Back to Chip Foundry Services

Glossary

349 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 1 of 7 (349 entries)

C-V Curve

metrology

C-V curve (capacitance-voltage) measures capacitance across MOS structures vs. applied voltage — revealing oxide thickness, interface trap density, doping profiles, and threshold…

C4

c4, packaging

C4 is the Controlled Collapse Chip Connection technology that uses solder bumps to create self-aligned flip-chip joints during reflow - it is a foundational method in modern…

Calculus and Pdes

calculus, partial differential equations, pde, calculus semiconductor, partial differential equations semiconductor, pde semiconductor, drift diffusion, heat equation, semiconductor calculus pdes

Calculus and partial differential equations are the mathematical language in which the physical laws governing semiconductor devices are written, and they form the bridge between…

Chemical Vapor Deposition CVD

low pressure LPCVD silicon dioxide, CVD process temperature pressure control, metal organic MOCVD compound semiconductor, polysilicon poly-Si deposition growth, conformal step coverage thin film, plasma enhanced PECVD dielectric

Chemical Vapor Deposition (CVD): Process Fundamentals, Reactor Design, and Integration in Advanced Semiconductor Manufacturing Executive Overview Chemical vapor deposition (CVD)…

Calibration Curve

metrology

Calibration Curve is a mathematical relationship between the instrument response and the known concentration or property value of calibration standards — typically a plot…

Caliper

metrology

Caliper is a versatile measuring instrument capable of measuring external dimensions, internal dimensions, depths, and step heights — the most widely used dimensional measurement…

Can You Help with Design

design services, design help, asic design, chip design services

Yes! We offer comprehensive chip design services from specification to tape-out including RTL design, verification, physical design, and IP integration with experienced teams…

Cap Wafer Bonding

packaging

Cap wafer bonding is the wafer-to-wafer joining process that seals a device wafer with a cap wafer to protect sensitive structures and define cavity conditions - it is widely used…

Capacitance-Voltage (CV)

capacitance-voltage, c-v measurement, mos c-v measurement, semiconductor capacitance voltage

Capacitance–voltage measurement converts the bias-dependent charge response of a semiconductor structure into information about dielectric capacitance, flat-band voltage…

Capacity

production capacity, how many wafers, volume capacity, manufacturing capacity

Fab capacity isn't a single number like "how big is the building" — it's set by whichever tool set is the slowest step in the entire process flow, because a fab can only move…

Capillary Underfill

packaging

Capillary underfill is the underfill method where liquid resin is dispensed at die edge and drawn into the die gap by capillary action before cure - it is a widely used…

Carbon Footprint per Wafer Prediction Machine Learning

carbon footprint per wafer prediction, carbon footprint per, footprint per wafer, per wafer prediction, carbon footprint, footprint per, per wafer, wafer prediction

Carbon Footprint Per Wafer Prediction with Machine Learning Introduction & Motivation Carbon Footprint Per Wafer Prediction with Machine Learning addresses a central problem…

Carbon-Footprint-Semiconductor Machine Learning

carbon footprint of chip manufacturing, carbon footprint chip, footprint chip manufacturing, carbon footprint, footprint chip, chip manufacturing

Carbon Footprint of Chip Manufacturing Introduction & Motivation Carbon Footprint of Chip Manufacturing addresses a central problem in sustainability process control…

Carbon-Footprint-Semiconductor-Manufacturing Machine Learning

carbon footprint of semiconductor manufacturing, carbon footprint semiconductor, footprint semiconductor manufacturing, carbon footprint, footprint semiconductor

Carbon Footprint of Semiconductor Manufacturing Introduction & Motivation Carbon Footprint of Semiconductor Manufacturing addresses a central problem in sustainability process…

Carbon Nanotube FET Cntfet

cnt transistor fabrication, cnt purification separation, cnt placement alignment, cnt contact engineering

A carbon nanotube field-effect transistor replaces the silicon channel entirely with a single semiconducting single-walled carbon nanotube (SWCNT), a rolled graphene cylinder…

Carbon Nanotube Transistor

cnt fet, carbon nanotube semiconductor, cnt chip, nanotube electronics

Carbon Nanotube Transistors (CNT FETs) are transistors built using semiconducting carbon nanotubes as the channel material instead of silicon — offering theoretical 5-10x energy…

Carbon-SEM Machine Learning

carbon footprint of chip manufacturing, carbon footprint chip, footprint chip manufacturing, carbon footprint, footprint chip, chip manufacturing

Carbon Footprint of Chip Manufacturing Introduction & Motivation Carbon Footprint of Chip Manufacturing addresses a central problem in sustainability process control…

Career

career in ai chip design, ai chip design career, chip design career, start a career, career in semiconductors, get a job, find a job, career in chip design, ai chip career, semiconductor career, ai hardware career

Building a Career in AI Chip Design A strong foundation in engineering, physics, computer science, or a related field translates directly into AI chip design and semiconductors.…

Carrier Gas

cvd carrier gas, deposition carrier gas, semiconductor carrier gas, carrier gas selection, carrier gas flow rate, nitrogen carrier gas, hydrogen carrier gas, argon carrier gas, helium carrier gas, carrier gas qualification, cvd

A deposition carrier gas is the bulk gas that transports, dilutes, distributes, and clears reactive precursor through a vapor-delivery and reactor system. Nitrogen, hydrogen…

Carrier Wafer

advanced packaging

Carrier Wafer is a rigid substrate that provides temporary mechanical support to a device wafer during thinning and backside processing — bonded to the device wafer with…

Carrier Wafer Handling

temporary bonding carrier, carrier wafer materials, carrier wafer release, wafer support system

A carrier wafer is the temporary mechanical backbone that lets an ultra-thin device wafer survive the rest of the fabrication flow after its original silicon substrate has been…

Carrier Wafer Reuse Degradation Prediction Machine Learning

carrier wafer reuse degradation prediction, carrier wafer reuse, wafer reuse degradation, reuse degradation prediction, carrier wafer, wafer reuse, reuse degradation

Carrier Wafer Reuse Degradation Prediction with Machine Learning Introduction & Motivation Carrier Wafer Reuse Degradation Prediction with Machine Learning addresses a central…

Cathodoluminescence

cathodoluminescence spectroscopy, cl semiconductor, sem cathodoluminescence, cathodoluminescence defect mapping, cathodoluminescence metrology

When an electron beam deposits energy in a semiconductor, it creates excited carriers far above thermal equilibrium. Some carriers lose energy, diffuse, become trapped…

CD-SEM (critical Dimension Sem)

cd-sem, critical dimension sem, metrology

CD-SEM (Critical Dimension Scanning Electron Microscope) is a specialized SEM optimized for automated, high-throughput measurement of feature linewidths on semiconductor wafers.…

CD-SEM Metrology Semiconductor

critical dimension sem, cd-sem resolution accuracy, cd-sem shrinkage resist, cd-sem pattern measurement

CD-SEM measures the critical dimension of patterned features — line width, space width, contact diameter — by scanning a focused electron beam across the wafer surface and imaging…

CD Uniformity (Cdu)

cd uniformity, cdu, critical dimension uniformity, within-wafer cdu, dosemapper, focusmapper, lithography

Critical dimension uniformity is the statistical measure of dimensional variation of nominally identical printed features across multiple spatial and temporal scales…

CD Uniformity Control

critical dimension uniformity, cd variation, linewidth control, cd metrology

CD Uniformity Control Critical-dimension uniformity (CDU) control keeps the spatial and temporal distribution of a declared feature dimension within its manufacturing limits. CDU…

Cell-Aware Test

cell-aware ATPG, intra-cell defects, transistor-level fault models, standard-cell defect models, defect-oriented test, cell-aware diagnosis, semiconductor testing

Cell-Aware Test and ATPG for Intra-Cell Defects Cell-Aware Test and ATPG for Intra-Cell Defects Executive Overview Cell-aware test is a defect-oriented test methodology that…

Ceramic Dip

cerdip, packaging

Ceramic DIP is the dual in-line package variant using ceramic body materials for enhanced thermal stability and hermetic performance - it is used in high-reliability…

Ceramic PGA

packaging

Ceramic PGA is the pin grid array package using ceramic substrate materials for high thermal stability and reliability - it is suited to high-performance and mission-critical…

Cfet Logic Weigh Monolithic Cfet Integration One Continuous Fabrication Sequence

cfet logic step 4 weigh monolithic cfet integration one continuous, weigh monolithic cfet integration one continuous fabrication sequence

CFET (Complementary FET): Step 4 — Weigh Monolithic CFET Integration: One Continuous Fabrication Sequence 1. The Monolithic Approach, Defined Monolithic CFET builds the bottom…

Chemical Delivery System

semiconductor chemicals, process gas, specialty chemicals, precursor delivery

Semiconductor Chemical and Gas Delivery Systems encompass the ultra-high-purity storage, transport, and precision delivery infrastructure for the hundreds of process chemicals…

Chemical Kinetics

reaction rates, CVD, ALD, semiconductor processing

Semiconductor Manufacturing Process Chemical Kinetics: Mathematics Introduction Semiconductor manufacturing relies heavily on chemical kinetics to control thin film deposition…

Chemical Mechanical Planarization

cmp process, cmp slurry, wafer polishing, planarization process, preston law

Chemical Mechanical Planarization is the critical nanomanufacturing process that unites chemical surface passivation and mechanical abrasive abrasion to achieve global and local…

Chemical Mechanical Planarization CMP

cmp process semiconductor, cmp slurry chemistry, cmp pad conditioning, dishing erosion cmp

Chemical Mechanical Planarization is the critical nanomanufacturing process that unites chemical surface passivation and mechanical abrasive abrasion to achieve global and local…

Chemical Mechanical Planarization CMP

CMP slurry abrasive, wafer surface planarization, CMP endpoint detection, dishing erosion CMP defect

Chemical Mechanical Planarization is the critical nanomanufacturing process that unites chemical surface passivation and mechanical abrasive abrasion to achieve global and local…